



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/636,073	08/07/2003	Ronny Lee Arnold	10971189-4	9837
22879	7590	12/08/2005	EXAMINER	
HEWLETT PACKARD COMPANY P O BOX 272400, 3404 E. HARMONY ROAD INTELLECTUAL PROPERTY ADMINISTRATION FORT COLLINS, CO 80527-2400			COLEMAN, ERIC	
			ART UNIT	PAPER NUMBER
			2183	

DATE MAILED: 12/08/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

DETAILED ACTION

Double Patenting

Claims 1-3,6-13,15-21 are rejected on the ground of nonstatutory obviousness-type double patenting as being unpatentable over claims 1-3,6-8,10,13-20 of U.S. Patent No. 6,643,762 in view of O'Connor (patent No. 6,408,378).

The claims in the instant case are presented side by side with the claims in the claims in the patent 6,643,762 are as follows:

Patent No. 6,643,762	Instant Application
1. A computer system for processing instructions of a computer program, comprising: a plurality of registers;	1. A computer system for processing instructions of a computer program, comprising: a plurality of registers;
a plurality of connection corresponding respectively with said registers;	a plurality of connections corresponding respectively with said registers;
at least one pipeline configured to process and execute said instructions;	at least one pipeline configured to process and execute said instructions;
a scoreboard coupled to said plurality of connections and to said at least one pipeline, said scoreboard having a plurality of bits	a scoreboard coupled to said plurality of connections and to said at least one pipeline, said scoreboard having a plurality of bits

Patent 6,643,762

Corresponding respectively with said plurality of registers, said scoreboard configured to transmit each of said bits across different one of said connections, each of said bits indicative of whether a pending write to a corresponding one of said registers exists;

Decoding circuitry configured to decode at least one encoded register identifier associated with at least one of said instructions into a decoded register identifier, said decoded register identifier having a plurality of bits corresponding respectively with said plurality of registers and identifying at least one of said registers;

Hazard detection circuitry coupled to each of said plurality of connections said hazard detection circuitry configured to compare each

Instant Application

Corresponding respectively with said plurality of registers, said scoreboard configured to transmit each of said bits across different one of said connections, each of said bits indicative of whether a pending write to a corresponding one of said registers exists;

Decoding circuitry configured to decode at least one encoded register identifier associated with at least one of said instructions into a decoded register identifier, said decoded register identifier having a plurality of bits corresponding respectively with said plurality of registers and identifying at least one of said registers;

Hazard detection circuitry coupled to each of said plurality of connections said hazard detection circuitry configured to compare each

Patent 6,643,762

Of said bits decoded register identifier
and to detect data hazards based on
comparisons of said transmitted bits to
said decoded register identifier bits,
**Wherein said decoding circuitry
comprises a decoder configured to
receive, from said at least one
pipeline, said encoded register
identifier and to decode said encoded
register identifier into said decoded
register identifier, said decoder
further configured to transmit said
decoded register identifier to said
hazard detection circuitry and to said
scoreboard.**

2. The system of claim 1, wherein
said transmitted bits form a data word
transmitted from said scoreboard to said
hazard detection circuitry, each asserted
bit in said data word indicating that a
different one of said registers is

Instant Application

Of said bits decoded register identifier
and to detect data hazards based on
comparisons of said transmitted bits to
said decoded register identifier bits,

2. The system of claim 1, wherein
said transmitted bits form a data word
transmitted from said scoreboard to said
hazard detection circuitry, each asserted
bit in said data word indicating that a
different one of said registers is

Patent 6,643,762

Associated with a pending write.

3. The system of claim 1, wherein said scoreboard includes a plurality of registers, each of said scoreboard registers containing different one of said scoreboard bits and connected to a different one of said one of said connections.

4. The system of claim 1, wherein said decoded register identifier includes a plurality of bits, wherein each of said bits in said decoded registers identifier that corresponds to a said at least one register is asserted, and wherein the remaining bits in said decoded register identifier are deasserted.

5. A system for processing instructions of computer programs, comprising:

- at least one pipeline;
- a plurality of registers;
- a plurality of connections,

Instant Application

Associated with a pending write.

3. The system of claim 1, wherein said scoreboard includes a plurality of registers, each of said scoreboard registers containing different one of said scoreboard bits and connected to a different one of said one of said connections.

6. The system of claim 1, wherein said decoded register identifier includes a plurality of bits, wherein each of said bits in said decoded registers identifier that corresponds to a said at least one register is asserted, and wherein the remaining bits in said decoded register identifier are deasserted.

7. A system for processing instructions of computer programs, comprising:

- at least one pipeline;
- a plurality of registers;
- a plurality of connections,

Patent 6,643,762

Each of said connections corresponding to a different one of said registers;

Means for maintaining a plurality of bits and for indicating via said bits which of said registers is associated with a pending write, said maintaining means configured to transmit said bits across said connections, wherein each bit transmitted across each of said connections is indicative of whether the register corresponding to said each connection is associated with a pending write;

Hazard detection circuitry configured to perform comparisons between said bits and a decoded register identifier associated with at least one instruction presently in said at least one pipeline, said hazard detection circuitry further configured to detect at least one data hazard based on said comparisons; and

Instant Application

Each of said connections corresponding to a different one of said registers;

Means for maintaining a plurality of bits and for indicating via said bits which of said registers is associated with a pending write, said maintaining means configured to transmit said bits across said connections, wherein each bit transmitted across each of said connections is indicative of whether the register corresponding to said each connection is associated with a pending write;

Hazard detection circuitry configured to perform comparisons between said bits and a decoded register identifier associated with at least one instruction presently in said at least one pipeline, said hazard detection circuitry further configured to detect at least one data hazard based on said comparisons.

Patent 6,643,762

Means for receiving for said at least one pipeline an encoded register identifier associated with said at least one instruction and for decoding said encoded register identifier into said decoded register identifier, said decoding means configured to transmit said decoded register identifier to said hazard detection circuitry and to said maintaining mean, said decoded register identifier identifying at least one of said registers.

6. The system of claim 5, wherein said maintaining means includes a plurality of registers, each of said registers of said maintaining means containing a different one of said bits and connected to a different one of said connections.

7. The system of claim 5, wherein

Instant Application

9. the system of claim 7, further comprising: means for decoding, into said decoded register identifier, an encoded register identifier associated with said at least one instruction, said decoding means configured to transmit said decoded register identifier to said hazard detection circuitry and to said maintaining means, said decoded register identifier identifying at least one of said registers.

8. The system of claim 7, wherein said maintaining means includes a plurality of registers, each of said registers of said maintaining means containing a different one of said bits and connected to a different one of said connections.

10. The system of claim 5, wherein

Patent 6,643,762

Said decoded register identifier includes a plurality of bits, wherein each of said bits in said decoded register identifier that corresponds to said at least one register is asserted, and wherein the remaining of said bits in said decoded register identifier are deasserted.

8. A method for processing instructions of computer programs, comprising the steps of: processing said instructions via at least one pipeline; providing a plurality of registers; maintaining a plurality of bits within a scoreboard, each of said bits respectively corresponding with one of said registers; providing a plurality of connections each of said connections respectively corresponding with one of said registers; indicating via said bits, which of said registers are associated with pending

Instant Application

Said decoded register identifier includes a plurality of bits, wherein each of said bits in said decoded register identifier that corresponds to said at least one register is asserted, and wherein the remaining of said bits in said decoded register identifier are deasserted.

13. A method for processing instructions of computer programs, comprising the steps of: processing said instructions via at least one pipeline; providing a plurality of registers; maintaining a plurality of bits within a scoreboard, each of said bits respectively corresponding with one of said registers; providing a plurality of connections each of said connections respectively corresponding with one of said registers; indicating via said bits, which of said registers are associated with pending

Patent 6,643,762

Writes; transmitting, from said scoreboard, each of said bits across a different a different one of said connections; decoding, via decoder, at least one register identifier associated with at least one of said instructions into a decoded register identifier, said decoded register identifier having a plurality of bits corresponding respectively with said plurality of registers and identifying at least one of said registers;

Comparing each of said transmitted bits to a respective one of said bits of said decoded register identifier;

Detecting a data hazard based on said comparing step;

Modifying one of said scoreboard bits scoreboard bits based on said decoded register identifier;

Transmitting said at least one

Instant Application

Writes; transmitting, from said scoreboard, each of said bits across a different a different one of said connections; decoding, via decoder, at least one register identifier associated with at least one of said instructions into a decoded register identifier, said decoded register identifier having a plurality of bits corresponding respectively with said plurality of registers and identifying at least one of said registers;

Comparing each of said transmitted bits to a respective one of said bits of said decoded register identifier;

Detecting a data hazard based on said comparing step.

15. method of claim13, further comprising the step of modifying one of said scoreboard bits based one said decoded register identifier.

Patent 6,643,762

Instant Application

Register identifier from said at least one pipeline to said decoder; and transmitting said decoded register identifier from said decoder to said scoreboard.

9. A system for processing instructions of computer programs comprising:
a plurality of registers;
a plurality of connections
at least one pipeline;
a scoreboard having data indicative of whether each of said plurality of registers is respectively associated with a pending write, said scoreboard configured to transmit said data across said connections;
hazard detection circuitry coupled to said connections and configured to receive said transmitted data and to perform a comparison between said

16. A system for processing instructions of computer programs comprising:
a plurality of registers;
a plurality of connections
at least one pipeline;
a scoreboard having data indicative of whether each of said plurality of registers is respectively associated with a pending write, said scoreboard configured to transmit said data across said connections;
hazard detection circuitry coupled to said connections and configured to receive said transmitted data and to perform a comparison between said

Patent 6,643,762

Transmitted data and a decoded register identifier associated with an instruction presently in said at least one pipeline, said hazard detection circuitry further configured to detect a data hazard based on said comparison; **and**

A decoder configured to receive, **from said at least one pipeline**, an encoded register identifier associated with said instruction, said decoder further configured to decode said encoded register identifier and to transmit said decoded register identifier to said hazard detection circuitry and to said scoreboard.

10. The system of claim 9, wherein said transmitted data comprises a plurality of bits, each of said bits indicative of whether a corresponding one of said registers is associated with a

Instant Application

Transmitted data and a decoded register identifier associated with an instruction presently in said at least one pipeline, said hazard detection circuitry further configured to detect a data hazard based on said comparison.

17. A system of claim 16, further comprising a decoder configured to receive an encoded register identifier associated with said instruction, said decoder further configured to decode said encoded register identifier into said decoded register identifier and to transmit said decoded register identifier to said hazard detection circuitry and to said scoreboard.

18. The system of claim 17, wherein said transmitted data comprises a plurality of bits, each of said bits indicative of whether a corresponding one of said registers is associated with a

Patent 6,643,762

Pending write.

11.A method for processing instructions of computer programs, comprising the steps of:

processing said instructions via at least one pipeline;

using a plurality of registers to execute said instructions;

storing, in a scoreboard, data indicative of which of said registers is associated with a pending write;

transmitting said data from said scoreboard;

decoding, **via a decoder**, an encoded register identifier associated with one of said instructions;

comparing said transmitted data to said decoded register identifier,

detecting a data hazard based on said comparing steps;

transmitting said encoded register

Instant Application

Pending write.

19.A method for processing instructions of computer programs, comprising the steps of:

processing said instructions via at least one pipeline;

using a plurality of registers to execute said instructions;

storing, in a scoreboard, data indicative of which of said registers is associated with a pending write;

transmitting said data from said scoreboard;

decoding, , an encoded register identifier associated with one of said instructions;

comparing said transmitted data to said decoded register identifier; and

detecting a data hazard based on said comparing step.

21. Method of claim 19,

Patent 6,643,762

Identifier, from said at least one pipeline
to said decoder;

Transmitting said decoded register
identifier, from said decoder, to said
scoreboard; and modifying said data
based on said decoded register
identifier.

12. The method of claim 11, wherein
said transmitted data comprises a
plurality of bits, each of said bits
indicative of whether a corresponding
one of said registers is associated with a
pending write.

Instant Application

comprising the steps of: transmitting
said decoded register identifier to said
scoreboard and modifying said data
based on said decoded register
identifier.

20. The method of claim 19, wherein
said transmitted data comprises a
plurality of bits, each of said bits
indicative of whether a corresponding
one of said registers is associated with a
pending write.

Further comprising modifying one of
said bits based on said decoded register
identifier.

one of said registers is associated with a
pending write.

Patent 6,643,762

11.A method for processing instructions of computer programs, comprising the steps of:

processing said instructions via at least one pipeline;

using a plurality of registers to execute said instructions;

storing, in a scoreboard, data indicative of which of said registers is associated with a pending write;

transmitting said data from said scoreboard;

decoding, **via a decoder**, an encoded register identifier associated with one of said instructions;

comparing said transmitted data to said decoded register identifier,

detecting a data hazard based on said comparing steps;

transmitting said encoded register

Instant Application

11.A method for processing instructions of computer programs, comprising the steps of:

processing said instructions via at least one pipeline;

maintaining a plurality of bits, each of said bits indicating whether a

corresponding one of said registers is associated with a pending write;

transmitting a data word including each of said bits, wherein each asserted bit in said data word indicates that a different

one of said registers is associated with a pending write;

receiving said data word;

comparing said data word to a decoded

register identifier associated with at least one instruction presently in said at

least one pipeline; and

detecting a data hazard based on said comparing step.

Patent 6,643,762

Instant Application

Identifier, from said at least one pipeline
to said decoder;

12. The method of claim 11, further
comprising the step of modifying one of
said bits based on said decoded
register identifier.

Transmitting said decoded register
identifier, from said decoder, to said
scoreboard; and modifying said data
based on said decoded register
identifier.

Art Unit: 2183

As can be seen by the side by side layout of the corresponding claims in the instant application and its parent case the claims in each are substantially similar. Claim 1 will be discussed and used as a representative claim. The difference in claim 1 which is highlighted in bold indicates that the parent case provided for the transmission of the register identifier data to the scoreboard from the pipeline and from the scoreboard to the pipeline for using preventing data hazards. Claim 1 in the instant application does not particularize this transmission but does specify the use of the data in the scoreboard for preventing hazards and hazard detection circuitry coupled to connections that are connected to the scoreboard. Therefore it would have been obvious to one of ordinary skill in the DP art that in order for the hazards to be determined and prevented the encoded and decoded data for determining hazards would have had to have been transmitted to the pipeline and in response to execution the updated data would have had to have been transmitted to the scoreboard. The other claims in the instant case contain varying scope in the independent claim and where the features not contained in the independent claim of the instant case these features are in the dependent claims but these claims set forth merely an obvious variation to the claims in the parent case as shown above using a side to side comparison.

The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory obviousness-type double patenting rejection is appropriate where the conflicting claims are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., *In re Berg*, 140

Art Unit: 2183

F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); In re Goodman, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); In re Longi, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); In re Van Ornum, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); In re Vogel, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and In re Thorington, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent either is shown to be commonly owned with this application, or claims an invention made as a result of activities undertaken within the scope of a joint research agreement.

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Tardieux (patent No. 6,810,475) disclosed a processor with pipeline conflict resolution using distributed arbitration and shadow registers (e.g., see abstract).

Bluhm (patent No. 5,630,149) disclosed a pipelined processor with register renaming hardware to accommodate multiple size registers (e.g., see abstract).

Corwin (patent No. 6,550,001) disclosed a system of statistical detection of read after write and write after read hazards (e.g. see abstact).

O'Connor (patent No. 6,408,378) disclosed a multi-bit scoreboarding to handle write after write hazards and eliminate bypass comparators (e.g., see abstract).

Sharahnpani (patent No. 6,272,520) disclosed a method for detecting thread switch events (e.g., see abstract).

Aroroa (patent No. 6,219,781) disclosed a system for performing register hazard detection (e.g., see abstract).Any inquiry concerning this communication or earlier communications from the examiner should be directed to Eric Coleman whose


Art Unit: 2183

telephone number is (571) 272-4163. The examiner can normally be reached on Monday-Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

EC



ERIC COLEMAN
PRIMARY EXAMINER